ÄúºÃ,Ç°¼¸ÌìÎÒ¹ºÂòÁ½¿é9260µÄ°å×Ó£¬ÆäÖÐÓÐÒ»¿éÁ¬²»ÉÏÍøÂ磬ºÍ¹ó¹«Ë¾µÄ¼¼ÊõÈËÔ±ÀÁªÏµ£¬ËûÈÃÎÒÃDzο¼ÍøÕ¾Éϳ£ÓÃÎÊÌ⣬µ«Ò²Ã»Óнâ¾ö¡£Ëû˵ÐèÒª¸ü»»Äںˣ¬ÓÉÓÚÎÒÃÇÕâ±ß¼±Óã¬ËùÒÔ¸øÄúÁªÏµ£¬ÇëËÙ·¢£¬Ð»Ð»¡£

Çë°ÑEM9260µÄµ÷ÊÔ´®¿Ú½Óµ½PCÉÏ£¬PC´ò¿ª³¬¼¶Öն˻ò´®¿Úµ÷ÊÔÖúÊÖÒ»ÀàµÄÈí¼þ£¬´®¿Ú²ÎÊý115200 8-N-1¡£È»ºóÆô¶¯EM9260£¬°ÑPCÉϽÓÊÕµ½Æô¶¯ÐÅÏ¢·¢¸øÎÒÃÇ¿´¿´ÄØ£¿ÍøÂç·½Ã棬ÇëÈ·ÈÏIPµÈ²ÎÊýµÄÉèÖã¬ÁíÍâ´ÓPCÉÏ¿ÉÒÔpingͨEM9260Âð£¿

×òÌìÏÔʾµÄÊÇÂÒÂ룬½ñÌìʲôҲ²»ÏÔʾ¡£IPû´í£¬µ«ÊÇping²»Í¨£¬ÇëËÙÖ§Ô®£¬Ð»Ð»£¡

RomBOOT

>
INFO : Low Level Init : OK
FirstBoot::K9F2G08U0M 256MB

Starting eboot ...
Master Clock is 48049512 Hz
ÿPLLA_Divider=61 PLLA_Multiplier=661
Master Clock is 50002515 Hz
ÿDebug Serial Initialized

Microsoft Windows CE Ethernet Bootloader Common Library Version 1.1 Built Jun 23 2010 13:27:52
Master Clock is 50002515 Hz

WinCE Ethernet Bootloader 1.7 for the EM9X60 boards (built Jun 30 2010)
Adaptation performed by EMTRONIX (c) 2009
->LLD_InitNandChipset K9F5608U0D

Master Clock is 50002515 Hz
---------------------------------------
--- Configuring Chip Select 3       ---
---------------------------------------
---         Desired timings         ---
---------------------------------------
dwNWE_SETUP      0
dwNCS_WR_SETUP   0
dwNRD_SETUP      0
dwNCS_RD_SETUP   0
dwNWE_PULSE      40
dwNCS_WR_PULSE   60
dwNRD_PULSE      40
dwNCS_RD_PULSE   80
dwNRD_CYCLE      100
dwNWE_CYCLE      60
dwClockPeriod_ns 20
---------------------------------------
---           Real timings          ---
---------------------------------------
dwNWE_SETUP      0
dwNCS_WR_SETUP   0
dwNRD_SETUP      0
dwNCS_RD_SETUP   0
dwNWE_PULSE      40
dwNCS_WR_PULSE   60
dwNRD_PULSE      40
dwNCS_RD_PULSE   80
dwNRD_CYCLE      100
dwNWE_CYCLE      60
->LLD_InitNandChipset K9F2GU08U0A

Master Clock is 50002515 Hz
---------------------------------------
--- Configuring Chip Select 3       ---
---------------------------------------
---         Desired timings         ---
---------------------------------------
dwNWE_SETUP      19
dwNCS_WR_SETUP   0
dwNRD_SETUP      19
dwNCS_RD_SETUP   0
dwNWE_PULSE      38
dwNCS_WR_PULSE   76
dwNRD_PULSE      38
dwNCS_RD_PULSE   76
dwNRD_CYCLE      76
dwNWE_CYCLE      76
dwClockPeriod_ns 20
---------------------------------------
---           Real timings          ---
---------------------------------------
dwNWE_SETUP      20
dwNCS_WR_SETUP   0
dwNRD_SETUP      20
dwNCS_RD_SETUP   0
dwNWE_PULSE      40
dwNCS_WR_PULSE   80
dwNRD_PULSE      40
dwNCS_RD_PULSE   80
dwNRD_CYCLE      80
dwNWE_CYCLE      80
Nand Flash correctly Initialized
WDTC_WDMR = 3FFF2FFF
WDTC_WDMR = 8000

Press [ENTER] to launch image stored in flash or [SPACE] to cancel.

Initiating image launch in 5 seconds. 4 seconds. 3 seconds. 2 seconds. 1 seconds. 0 seconds. System ready!
Preparing for download...
memset 80067000 len=1c8c7c8
FMD_DirectRead - OEMReadImgFromFlash - Addr = 60000
Download successful!  Jumping to image at 0x80068000 (physical 0x20068000)...



Master Clock is 50002515 Hz
]CE Kernel for ARM (Thumb Enabled) Built on Aug  4 2008 at 18:38:38
ProcessorType=0926  Revision=5
sp_abt=ffff5000 sp_irq=ffff2800 sp_undef=ffffc800 OEMAddressTable = 80068020
+OALIntrInit
+OALIntrMapInit
-OALIntrMapInit
+SOCPioIntrInit()
-SOCPioIntrInit()
+OALIntrStaticTranslate(17, 21)
-OALIntrStaticTranslate
-OALIntrInit(rc = 1)
Initialize driver globals Zeros area...
pDrvGlobalArea 0x80058000  size 0x800 (0x80058800 -0x80058000)
Initialize driver globals Zeros area...done
PLLA_Divider=61 PLLA_Multiplier=661
Master Clock is 100005030 Hz
---------------------------------------
--- Configuring Chip Select 1       ---
---------------------------------------
---         Desired timings         ---
---------------------------------------
dwNWE_SETUP      0
dwNCS_WR_SETUP   0
dwNRD_SETUP      0
dwNCS_RD_SETUP   0
dwNWE_PULSE      0
dwNCS_WR_PULSE   0
dwNRD_PULSE      0
dwNCS_RD_PULSE   0
dwNRD_CYCLE      0
dwNWE_CYCLE      0
dwClockPeriod_ns 10
---------------------------------------
---           Real timings          ---
---------------------------------------
dwNWE_SETUP      0
dwNCS_WR_SETUP   0
dwNRD_SETUP      0
dwNCS_RD_SETUP   0
dwNWE_PULSE      0
dwNCS_WR_PULSE   0
dwNRD_PULSE      0
dwNCS_RD_PULSE   0
dwNRD_CYCLE      0
dwNWE_CYCLE      0
OALTimerInit
+OALTimerInit
Master Clock is 100005030 Hz
Test : 0x186a
g_oalTimer.msecPerSysTick : 0x1
g_oalTimer.countsPerMSec : 0x186a
g_oalTimer.countsMargin : 0x0
g_oalTimer.maxPeriodMSec : 0xa6
g_oalTimer.countsPerSysTick : 0x186a
g_oalTimer.actualMSecPerSysTick : 0x1
g_oalTimer.actualCountsPerSysTick : 0x186a
g_oalTimer.curCounts : 0x0
Master Clock is 100005030 Hz
-OALTimerInit
ÕâÊÇÆô¶¯ÐÅÏ¢£¬Çë°ïæ¿´Ï£¬Ð»Ð»

ÄÚºËÆô¶¯È·ÊµÃ»Óгɹ¦£¬½¨Ò黹ÊÇ°Ñ°å×ӼĻØÀ´ÎÒÃÇ´¦Àí£¬µ±Ìì¾Í»á´¦ÀíºÃ²¢¸øÄã·¢³ö¡£